Research Weblog
Thursday, June 6, 2013
Interesting DAC 2013 Papers
Memory partitioning for multidimensional arrays in high-level synthesis
The ITRS design technology and system drivers roadmap: process and status
Runtime dependency analysis for loop pipelining in high-level synthesis
On learning-based methods for design-space exploration with high-level synthesis
No comments:
Post a Comment
Newer Post
Older Post
Home
Subscribe to:
Post Comments (Atom)
No comments:
Post a Comment